• <li id="00i08"><input id="00i08"></input></li>
  • <sup id="00i08"><tbody id="00i08"></tbody></sup>
    <abbr id="00i08"></abbr>
  • 新聞中心

    EEPW首頁 > 手機與無線通信 > 設(shè)計應(yīng)用 > ADI AD9547網(wǎng)絡(luò)時鐘發(fā)生與同步方案

    ADI AD9547網(wǎng)絡(luò)時鐘發(fā)生與同步方案

    作者: 時間:2010-02-15 來源:網(wǎng)絡(luò) 收藏
    是雙路/四路輸入器/器,能為許多系統(tǒng)包括(SONET/SDH)提供.輸入基準(zhǔn)頻率從1 kHz 到750 MHz,頻率監(jiān)視1ppm,輸出頻率高達(dá)450MHz,主要應(yīng)用在同步,OC-192的SONET/SDH,無線基站,控制器,有線基礎(chǔ)設(shè)備和數(shù)據(jù)通信. 本文介紹了主要特性, 功能方框圖,詳細(xì)方框圖, 輸出同步方框圖和評估板電路圖以及評估板材料清單.

    : Dual/Quad Input Network Clock Generator/Synchronizer

    The AD9547 provides synchronization for many systems, including synchronous optical networks (SONET/SDH). The AD9547 generates an output clock that is synchronized to one of two differential or four single-ended external input references. The digital PLL allows for reduction of input time jitter or phase noise associated with the external references. The AD9547 continuously generates a clean (low jitter), valid output clock, even when all references fail, by means of digitally controlled loop and holdover circuitry. The AD9547 operates over an industrial temperature range of 40℃ to +85℃.

    AD9547主要特性:

    Supports Stratum 2 stability in holdover mode

    Supports reference switchover with phase build-out

    Supports hitless reference switchover

    Automatic/manual holdover and reference switchover

    2 pairs of reference input pins, with each pair configurable as a single differential input or as 2 independent single-ended inputs

    Input reference frequencies from 1 kHz to 750 MHz

    Reference validation and frequency monitoring (1 ppm)

    Programmable input reference switchover priority

    30-bit programmable input reference divider

    2 pairs of clock output pins, with each pair configurable as a single differential LVDS/LVPECL output or as 2 single-ended CMOS outputs

    Output frequencies up to 450 MHz

    20-bit integer and 10-bit fractional programmable feedback divider

    Programmable digital loop filter covering loop bandwidths from 0.001 Hz to 100 kHz

    Optional low noise LC-VCO system clock multiplier

    Optional crystal resonator for system clock input

    On-chip EEPROM to store multiple power-up profiles

    Software controlled power-down

    64-lead LFCSP package

    AD9547應(yīng)用:

    Network synchronization

    Cleanup of reference clock jitter

    SONET/SDH clocks up to OC-192, including FEC

    Stratum 2 holdover, jitter cleanup, and phase transient control

    Stratum 3E and Stratum 3 reference clocks

    Wireless base stations, controllers

    Cable infrastructure

    Data communications

    圖1.AD9547功能方框圖

    上一頁 1 2 下一頁

    評論


    相關(guān)推薦

    技術(shù)專區(qū)

    關(guān)閉
    主站蜘蛛池模板: 方正县| 大兴区| 天津市| 拉萨市| 高雄县| 云浮市| 赫章县| 漳平市| 探索| 中阳县| 贺州市| 阳西县| 翼城县| 丘北县| 璧山县| 永春县| 合水县| 独山县| 盘锦市| 新平| 溆浦县| 富源县| 邢台县| 左权县| 南投县| 庄浪县| 河南省| 武穴市| 萍乡市| 闵行区| 铅山县| 海伦市| 敦煌市| 安阳市| 阿坝| 仙居县| 永平县| 法库县| 嘉善县| 桐柏县| 晋江市|